## TDC1020

## High-Speed Monolithic A/D Converter 10-Bit, 20 Msps

## Features

- 10-bit resolution
- 20 Msps conversion rate
- Overflow flag
- Sample-and-hold circuit not required
- TTL digital interface
- Selectable output format


## Applications

- Medical imaging systems
- Video data conversion
- Radar data conversion
- High-speed data acquisition
- Process control


## Description

The TDC1020 is a 20 Msps (Megasample per second) full-parallel (flash) analog-to-digital converter, capable of converting a video signal into a stream of 10-bit digital words.

All outputs of the device are TTL compatible, and will provide the conversion in unsigned magnitude, or two's complement format, and either inverted or noninverted. An output signal indicating overflow condition is also provided for added flexibility. All digital inputs to the device are TTL compatible.

## Block Diagram



## Functional Description

## General Information

The TDC1020 is a flash analog-to-digital (A/D) converter in which each of the 1024 comparators has one input biased at one of the transition points of the transfer function and all of the other comparator inputs are connected to the analog input signal. The output of the comparator array is sometimes referred to as a "thermometer" code as all of comparators biased at voltages more positive than the input voltage will be off and the rest will be on. The thermometer code from the comparator array is encoded into an 11-bit code (10 data bits plus an overflow bit). The format of the code that is encoded is determined by the format controls NMINV and NLINV so that the data presented to the output latches is in binary, two's complement or inverted data format.

## Power and Thermal Management

The TDC1020 operates from two supply voltages, +5.0 V and -5.2 V . The bulk of the current drawn by the positive supply is returned through the negative supply, however, the positive supply should be referenced to digital ground (DGND) and the negative supply to analog ground (AGND). All power and ground pins must be connected. The maximum power is drawn at the lower limit of the operating temperature range. When the device is being operated at elevated temperatures, the power dissipation drops, however, thermal management will then be a consideration. The TDC1020 is rated for operation in a $70^{\circ} \mathrm{C}$ ambient temperature in still air.

The power dissipation decreases with increasing temperature. Fairchild specifies the absolute maximum IEE and ICC specifications in the Electrical Characteristics Table. The worst case conditions are $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.5 \mathrm{~V}$ and the case temperature equal to $0^{\circ} \mathrm{C}$. The case temperature of $0^{\circ} \mathrm{C}$ is, however, a transient condition since the device immediately warms up and decreases its power dissipation, upon power up. For typical steady state power dissipation as a function of ambient temperature, please see Figure 7.

It is possible to relax the temperature requirements of the device by providing adequate heat sinking.

## Reference

The bias voltages for the comparator array are provided by use of a serial chain of 1024 equal-valued resistors across which the reference voltage is applied. Seven equally separated mid-point adjustment taps are provided to allow the user to optimize the integral linearity of the device. In addition, there are sense leads on the top and bottom of the resistor chain which allow the user to minimize the offset and gain errors of the device. It is recommended that the user drive RM2, RM4 and RM6 in order to obtain optimal device performance. One method for driving the references is
shown in Figure 7. The reference top and reference bottom sources must be able to source or sink the reference current and since noise on these leads will lead to inaccurate conversions, they should be bypassed with a capacitor to AGND. There are in addition 4 more reference taps, the use of which is not required to obtain $0.1 \%$ integral linearity. It is recommended that these pins be left open (no connection).

## Format Control

There are two inputs provided on the TDC1020 which control the output format of the device. When NMINV is connected to a logic LOW, the MSB is inverted. When NLINV is connected to a logic LOW D2 through $\mathrm{D}_{10}$ will be inverted. By using various combinations of these commands the user can select any of the following output data formats: binary, inverted binary, two's complement, inverted two's complement. The Output Coding Table shows the output formats generated for each of the control states.

## Convert

The analog input to the TDC1020 is sampled at a time tSTO after the rising edge of the CONV signal. The output data from the 1024 comparators is encoded into the proper format and the final result is transferred to the output latches on the next rising edge. This timing is shown in the Timing Diagram (Figure 1). Note that there are minimum LOW and HIGH requirements of the CONV signal (tPWH, tPWL) which must be met for proper device operation. In addition, the performance is generally improved if the CONV signal is LOW for as long as possible. A circuit which provides an optimized waveshape CONV signal to the TDC1020 is shown on Figure 7.

## Analog Input

The analog input to the TDC1020 has an equivalent circuit shown in Figure 2. It should be noted that the major component of the input impedance is capacitance, and the input range is 4 V -p. A low-impedance driving circuit is recommended for the TDC1020 to obtain good dynamic performance. All analog inputs to the TDC1020 must be connected to insure proper operation of the $A / D$ converter.

## Outputs

The data and overflow outputs of the TDC1020 are TTL compatible, capable of driving four low power Schottky TTL ( $54 / 74 \mathrm{LS}$ ) unit loads. The outputs hold the previous data a minimum time tHO after the rising edge of the CONV signal. New data becomes valid after a maximum delay time. tD.

## No Connects

There are several pins labelled No Connect (NC) which have no electrical connection to the chip. These pins should be connected to AGND for best noise performance.

## Pin Assignments



## Pin Descriptions

| Pin Name | Ceramic DIP | Pin Grid Array | Type/ Value | Pin Function Description |
| :---: | :---: | :---: | :---: | :---: |
| Power |  |  |  |  |
| VCC | 13, 14, 19, 20, 40, 58 | K4, K5, L7, K8, C11, B1 | 5.0 V | Positive Supply Voltage |
| VEE | 12, 15, 16,17, 18, 21 | L3, L5, K6, L6, K7, L8 | -5.2V | Negative Supply Voltage |
| DGND | 10, 11, 22, 23 | L2, K3, L10, K10 | 0.0 V | Digital Ground |
| AGND | 43, 55 | A10, A3 | 0.0 V | Analog Ground |
| Reference |  |  |  |  |
| RT | 59 | C2 | 2.0 V | Reference Resistor, Top |
| Rofs | 57 | B2 | 2.0 V | Overflow Sense |
| RTS | 60 | C1 | 2.0 V | Reference Resistor, Top Sense |
| RM1 | 54 | B3 | $1.5 \mathrm{~V}^{1}$ | Reference Resistor, 1/8 Tap |
| RM2 | 53 | A4 | $1.0 \mathrm{~V}^{1}$ | Reference Resistor, 2/8 Tap |
| RM3 | 51 | A5 | $0.5 \mathrm{~V}^{1}$ | Reference Resistor, 3/8 Tap |
| RM4 | 49 | B6 | $0.0 \mathrm{~V}^{1}$ | Reference Resistor, 4/8 Tap |
| RM5 | 47 | A8 | $-0.5 \mathrm{~V}^{1}$ | Reference Resistor, 5/8 Tap |
| RM6 | 45 | A9 | $-1.0 \mathrm{~V}^{1}$ | Reference Resistor, 6/8 Tap |
| RM7 | 44 | B9 | $-1.5 \mathrm{~V}^{1}$ | Reference Resistor, 7/8 Tap |
| RB | 39 | C10 | -2.0V | Reference Resistor, Bottom |
| RBS | 41 | B11 | -2.0V | Reference Resistor, Bottom Sense |
| Format Control |  |  |  |  |
| NMINV | 63 | E2 | TTL | Not MSB Invert |
| NLINV | 28 | J11 | TTL | Not LSB Invert |
| Convert |  |  |  |  |
| CONV | 36 | D 11 | TTL | Convert |
| Analog Input |  |  |  |  |
| VIN | 46, 48, 50, 52 | B8, B7, B5, B4 | +2 to -2V | Analog Signal Input |
| Outputs |  |  |  |  |
| OVF | 1 | E1 | TTL | Overflow |
| OVF | 2 | F2 | TTL | Overflow Complement |
| D1 MSB | 3 | F1 | TTL | Most Significant Bit |
| D2-D9 | 4-5, 29-34 | $\begin{gathered} \text { G2, G1, H10, H11, G11, } \\ \text { F10, F11, E11 } \end{gathered}$ | TTL |  |
| D10 LSB | 35 | D10 | TTL | Least Significant Bit |
| No Connects |  |  |  |  |
| NC | $\begin{gathered} \hline 6,7,8,9,24,25,26, \\ 27,37,38,42,56,61, \\ 62,64 \end{gathered}$ | $\begin{gathered} \mathrm{H} 2, \mathrm{H} 1, \mathrm{~J} 2, \mathrm{~J} 1, \mathrm{~K} 1, \mathrm{~K} 2, \\ \text { L4, K9, L9, K11, J10, } \\ \text { G10, E10, B10, A7, A6, } \\ \text { A2, 02, D1 } \end{gathered}$ | Open | No Connection |

## Note:

[^0]
## Output Coding Table

| Input | Binary |  | Offset Two's Complement |  |
| :---: | :---: | :---: | :---: | :---: |
|  | True | Inverted | True | Inverted |
|  | NMINV $=1$, NLINV $=1$ | NMINV $=0$, NLINV $=0$ | NMINV $=0$, NLINV $=1$ | NMINV $=1$, NLINV $=0$ |
|  | MSB- LSB IOV |  |  |  |
| $>2.000 \mathrm{~V}$ | 0000000000(1) | 1111111111(1) | 1000000000(1) | 0111111111(1) |
| >2.000V | 0000000000(0) | 1111111111(0) | 1000000000(0) | 0111111111(0) |
| 1.996 V | 0000000001(0) | 1111111110(0) | 1000000001(0) | 0111111110(0) |
| - | - | - | - | - |
| - |  |  | . |  |
| 0.004 V | 0111111111(0) | 1000000000(0) | 1111111111(0) | 0000000000(0) |
| 0.000 V | 1000000000(0) | 0111111111(0) | 0000000000(0) | 1111111111(0) |
| -0.004V | 1000000001(0) | 0111111110(0) | 0000000001(0) | 1111111110(0) |
| - | - | - | - | - |
| - | - |  | - |  |
| -1.996V | 1111111110(0) | $0000000001(0)$ | 0111111110(0) | 1000000001(0) |
| -2.000V | 1111111111(0) | 0000000000(0) | 0111111111(0) | 1000000000(0) |

Note:

1. Input voltages are at code centers.

## Timing Diagrams



Figure 1. Timing Diagram

## Equivalent Circuits



$\mathrm{C}_{\text {IN }}$ IS A NONLINEAR JUNCTION CAPACITANCE
$V_{\text {RB }}$ IS A VOLTAGE EQUAL TO THE VOLTAGE ON PIN RB

Figure 2. Simplified Analog Input Equivalent Circuits

## Equivalent Circuits (continued)



Figure 3. Equivalent Input Circuits Convert, NMINV, and NLINV


Figure 4. Output Circuits

Absolute Maximum Ratings
(beyond which the device may be damaged) $^{1}$

| Supply Voltages | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: |
| VCC (measured to DGND) | -0.5 | +6.0 | V |
| VEE (measured to AGND) | +5.0 | -6.0 | V |
| AGND (measured to DGND) | -1.0 | +1.0 | V |
| Input Voltages |  |  |  |
| CONV, NMINV, NLINV (measured to DGND) | -0.5 | +5.5 | V |
| VIN (measured to AGND) | Vcc | VEE | V |
| Any reference (measured to AGND) | Vcc | VEE | V |
| VRT (measured to VRB) | -1.0 | +4.4 | V |
| Output |  |  |  |
| Applied voltage measured to DGND ${ }^{2}$ | -0.5 | +5.5 | V |
| Applied current, externally forced ${ }^{3,4}$ | -1.0 | +6.0 | mA |
| Short-circuit duration (single output in HIGH state to ground) |  | 1 | S |
| Sense lead current | -1.0 | 1.0 | mA |
| Temperature |  |  |  |
| Operating Ambient | -55 | +90 | ${ }^{\circ} \mathrm{C}$ |
| Junction |  | +175 | ${ }^{\circ} \mathrm{C}$ |
| Lead, soldering (10 seconds) |  | +300 | ${ }^{\circ} \mathrm{C}$ |
| Storage | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current flowing Into the device.

## Operating Conditions

| Parameter |  | Temperature Range |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Commercial |  |  | Extended |  |  |  |
|  |  | Min. | Nom. | Max. | Min. | Nom. | Max. |  |
| VCC | Positive Supply Voltage | 4.75 | 5.0 | 5.25 | 4.75 | 5.0 | 5.25 | V |
| VEE | Negative Power Supply Voltage | -4.9 | -5.2 | -5.5 | -4.9 | -5.2 | -5.5 | V |
| VAGND | Analog Ground Voltage (measured to DGND) | -0.1 | 0.0 | 0.1 | -0.1 | 0.0 | 0.1 | V |
| tPWL | CONV Pulse Width, LOW | 22 |  |  | 22 |  |  | ns |
| tPWH | CONV Pulse Width, HIGH | 18 |  |  | 20 |  |  | ns |
| VIL | Input Voltage, Logic LOW |  |  | 0.8 |  |  | 0.8 | V |
| VIH | Input Voltage, Logic HIGH | 2.0 |  |  | 2.0 |  |  | V |
| lOL | Output Current, Logic LOW |  |  | 4.0 |  |  | 4.0 | mA |
| IOH | Output Current, Logic HIGH |  |  | -400 |  |  | -400 | $\mu \mathrm{A}$ |
| VRM2 | Reference Tap, 1/4-Scale | 0.8 | 1.0 | 1.2 | 0.8 | 1.0 | 1.2 | V |
| VRM4 | Reference Tap, 1/2-Scale | -0.2 | 0.0 | 0.2 | -0.2 | 0.0 | 0.2 | V |
| VRM6 | Reference Tap, 3/4-Scale | -0.8 | -1.0 | -1.2 | -0.8 | -1.0 | -1.2 | V |
| VRT | Most Positive Reference Voltage | 1.8 | 2.0 | 2.2 | 1.8 | 2.0 | 2.2 | V |
| VRB | Most Negative Reference Voltage | -1.8 | -2.0 | -2.2 | -1.8 | -2.0 | -2.2 | V |
| VRT-VRB | Reference Voltage Differential | 3.6 | 4.0 | 4.4 | 3.6 | 4.0 | 4.4 | V |
| VIN | Input Voltage Range | VRB | $\pm 2.0$ | VRT | VRB | $\pm 2.0$ | VRT | V |
| TA | Ambient Temperature, C-Grade | 0 |  | 70 |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| TC | Case Temperature, V-Grade |  |  |  | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

| Parameter |  | Test Conditions | Temperature Range |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Commercial | Extended |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| ICC | Total Positive Supply Current |  | $\mathrm{VCC}=\mathrm{VEE}=\mathrm{Max}$ |  | 850 |  | 850 | mA |
| IEE | Total Negative Supply Current |  | $\mathrm{V}_{\text {EE }}=\mathrm{Max}$ |  | -500 |  | -500 | mA |
| IREF | Reference Current | VRT, $\mathrm{V}_{\text {RB }}=$ Nom |  | 50 |  | 50 | mA |
| RREF | Reference Chain Resistance | VRT, $\mathrm{V}_{\text {RB }}=$ Nom | 80 |  | 80 |  | Ohms |
| RIN | Analog Input Resistance | VRT, $\mathrm{V}_{\text {RB }}=$ Nom, $\mathrm{VIN}=\mathrm{VRB}$ | 3000 |  | 2000 |  | Ohms |
| CIN | Analog Input Capacitance | $\mathrm{V}_{\text {RT }}, \mathrm{V}_{\text {RB }}=$ Nom, V IN $=\mathrm{V}_{\text {RB }}$ |  | 300 |  | 300 | pF |
| ICB | Input Constant Bias | VEE = Max |  | 2 |  | 3 | mA |
| IIL | Input Current, Logic LOW | $\mathrm{VCC}=\mathrm{Max}, \mathrm{V}=0.5 \mathrm{~V}$ |  | 50 |  | 50 | $\mu \mathrm{A}$ |
| IIH | Input Current, Logic HIGH | $\mathrm{VCC}=\mathrm{Max}, \mathrm{V}=2.4 \mathrm{~V}$ |  | 100 |  | 100 | $\mu \mathrm{A}$ |
| II | Input Current, Maximum | $\mathrm{VCC}=\mathrm{Max}, \mathrm{VI}=5.25 \mathrm{~V}$ |  | 100 |  | 100 | $\mu \mathrm{A}$ |
| VOL | Output Voltage, Logic LOW | VCC $=$ Min, $\mathrm{IOL}=$ Max |  | 0.5 |  | 0.5 | V |
| VOH | Output Voltage, Logic HIGH | VCC = Min, IOL = Max | 2.4 |  | 2.4 |  | V |
| IOS | Short-Circuit Output Current | VCC = Max, output HIGH, one pin to ground, one second duration max. |  | -35 |  | -35 | mA |
| Cl | Digital Input Capacitance | $\mathrm{T} A=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | 15 |  | 15 | pF |

## AC Electrical Characteristics

| Parameter |  | Test Conditions | Tempers |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Commercial | Extended |  |  |
|  |  | Min | Max | Min | Max |  |
| Fs | Maximum Conversion Rate |  | VEE = Min, VCC = Min | 20 |  | 20 |  | Msps |
| $\begin{aligned} & \hline \text { tST } \\ & 0 \end{aligned}$ | To Sampling Time Offset |  | VEE = Max, VCC = Max | 3 | 17 | 3 | 17 | ns |
| tD | Output Delay | $\mathrm{V}_{\mathrm{EE}}=\mathrm{Max}, \mathrm{V}_{\text {cC }}=$ Max |  | 37 |  | 43 | ns |
| tho | Output Hold Time | VEE = Max, VCC = Max | 5 |  | 5 |  | ns |

## Performance Characteristics

| Parameter |  | Test Conditions | Typ. | Temperature Range |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Commercial |  | Extended |  |  |
|  |  | Min. |  | Max. | Min. | Max. |  |
| ELI | Linearity Error, Integral |  | Reference Taps Open | $\pm 0.1$ |  | $\pm 0.2$ |  | $\pm 0.2$ | \% |
| ELI | Linearity Error, Integral |  | Reference Taps Adjusted | $\pm 0.05$ |  | $\pm 0.1$ |  | $\pm 0.1$ | \% |
| ELD | Linearity Error, Differential | Reference Taps Open | $\pm 0.05$ |  | $\pm 0.1$ |  | $\pm 0.1$ | \% |
| CS | Code Size |  |  | 5 | 225 | 5 | 225 | \% Nominal |
| EOT | Offset Error, Top |  |  |  | 25 |  | 30 | mV |
| ЕOB | Offset Error, Bottom |  |  |  | -30 |  | -35 | mV |
| TCO | Offset Error Tempco |  |  |  | $\pm 10$ |  | $\pm 20$ | $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ |
| tTR | Transient Response | Full-Scale Input Step, Settling to $\pm 32$ LSBs | 20 |  | 30 |  | 30 | ns |
| BW | Full-Power Bandwidth | Full-Scale Input | 10 | 5 |  |  |  | MHz |
| SNR ${ }^{1}$ | Signal-to-Noise Ratio | FIN $=1.0 \mathrm{MHz}$ | 60 | 58 |  | 58 |  | dB |
|  |  | FIN $=2.0 \mathrm{MHz}$ | 59 | 56 |  | 56 |  | dB |
|  |  | $\mathrm{FIN}=5.0 \mathrm{MHz}$ | 56 | 52 |  | 52 |  | dB |
|  |  | FIN $=8.0 \mathrm{MHz}$ | 54 | 47 |  |  |  | dB |
|  |  | $\mathrm{FIN}=10.0 \mathrm{MHz}$ | 52 | 43 |  |  |  | dB |
| SINAD ${ }^{1}$ | Signal-to-Noise and | $\mathrm{FIN}=1.0 \mathrm{MHz}$ | 59 | 55 |  | 52 |  | dB |
|  | Distortion | $\mathrm{FIN}=2.0 \mathrm{MHz}$ | 58 | 52 |  | 52 |  | dB |
|  |  | $\mathrm{FIN}=5.0 \mathrm{MHz}$ | 54 | 48 |  | 45 |  | dB |
|  |  | $\mathrm{FIN}=8.0 \mathrm{MHz}$ | 48 | 41 |  |  |  | dB |
|  |  | $\mathrm{FIN}=10.0 \mathrm{MHz}$ | 43 | 39 |  |  |  | dB |
| THD ${ }^{1}$ | Total Harmonic | FIN $=1.0 \mathrm{MHz}$ | -66 | -58 |  | -53 |  | dBc |
|  | Distortion | FIN $=2.0 \mathrm{MHz}$ | -64 | -56 |  | -53 |  | dBc |
|  |  | FIN $=5.0 \mathrm{MHz}$ | -58 | -52 |  | -46 |  | dBc |
|  |  | $\mathrm{FIN}=8.0 \mathrm{MHz}$ | -50 | -43 |  |  |  | dBc |
|  |  | FIN $=10.0 \mathrm{MHz}$ | -44 | -41 |  |  |  | dBc |

Performance Characteristics (continued)

| Parameter |  | Test Conditions | Typ. | Temperature Range |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Commercial |  | Extended |  |  |
|  |  | Min. |  | Max. | Min. | Max. |  |
| SFDR ${ }^{1}$ | Spurious-Free Dynamic Range |  | FIN $=1.0 \mathrm{MHz}$ | 70 | 53 |  | 53 |  | dB |
|  |  |  | FIN $=2.0 \mathrm{MHz}$ | 68 | 54 |  | 54 |  | dB |
|  |  | FIN $=5.0 \mathrm{MHz}$ | 63 | 48 |  | 48 |  | dB |
|  |  | FIN $=8.0 \mathrm{MHz}$ | 55 | 40 |  |  |  | dB |
|  |  | FIN $=10.0 \mathrm{MHz}$ | 48 | 35 |  |  |  | dB |
| EAP | Aperture Error |  |  |  | 50 |  | 50 | ps |
| DP | Differential Phase | FS $=4 \times$ NTSC Subcarrier, Reference Taps Adjusted | 0.3 |  | 0.5 |  |  | Degree |
| DG | Differential Gain | FS $=4 \times$ NTSC Subcarrier, Reference Taps Adjusted | 0.8 |  | 1.0 |  |  | \% |

Note:

1. $\mathrm{FS}=20 \mathrm{Msps}$ Reference Taps Adjusted, $\mathrm{V} C \mathrm{C}=\mathrm{VEE}=\mathrm{Nom}, \mathrm{T} \mathrm{A}=25^{\circ} \mathrm{C}$

## Typical Performance Curves



Figure 5. Typical SNR vs. Input Frequency


Figure 6. Typical Supply Current vs. Temperature

## Applications Discussion

## Calibration

Calibration of the TDC1020 consists of adjusting the reference taps so that the converters integral linearity, gain and offset errors are minimized. To minimize the offset errors the sense leads must be used properly. The sense leads are not designed to carry very much current ( $<1 \mathrm{~mA}$ ) and should therefore be used in a feedback loop to a high-impedance input such as that shown in Figure 7. When a circuit similar to that in Figure 7 is used for generating the reference voltages, calibration can be achieved with the following procedure:

1. Apply an input to the input amplifier which is $1 / 2$ LSB less than full-scale $(\mathrm{A} / \mathrm{D}$ input $=1.998 \mathrm{~V})$ and adjust the gain so that the output of the $\mathrm{A} / \mathrm{D}$ is toggling between full-scale and one LSB below full-scale (111111111111 and 1111111110 for binary conversions).
2. Apply an input to the input amplifier which is $1 / 2$ LSB greater than zero-scale $(\mathrm{A} / \mathrm{D}$ input $=1.998 \mathrm{~V})$ and adjust VRB via the VRG pot so that the output of the A/D is toggling between 0 and $1(0000000000$ and 0000000001 for binary conversions).

The A/D converter will now be calibrated to provide accurate conversions throughout its input range. To optimize the integral linearity of the device set up the "Subtractive Ramp Test" described in the TRW Applications Note TP-30, Understanding Flash A/D Converter Terminology, then adjust the mid-point taps to minimize the bow in the error curve.

## Typical Interface

A Typical Interface Circuit is shown of the TDC1020 in Figure 7. The analog input amplifier, a THC4231, is used to directly drive the $\mathrm{A} / \mathrm{D}$ converter. This amplifier is set up to have a gain of four and will provide the recommended +2 to -2 V input signal to the TDC1020 when it has a 1 Vp -p input signal. All four analog input pins are connected in parallel to decrease the parasitic inductance. An LM313 is used to provide a stable reference voltage which is buffered by a dual op-amp, generating VRT and VRB. Both op-amps have their outputs buffered by an emitter follower to decrease the output impedance seen by the reference resistor chain. To minimize noise coupling into the reference resistor chain, bypass capacitors have been added, bypassing the reference taps to ground.

Since capacitive coupling from the digital signals to the analog input will adversely affect the converter performance, careful attention to board layout is recommended.

As is true with most bipolar integrated circuits, the substrate of the TDC1020 (VEE); must be the most negative potential applied. This rule applies for all conditions of temperature, signal level and power supply sequencing. In many systems, the voltage reference generators and input driving amplifier are powered from voltages greater than the +5 and -5.2 V of the TDC1020. Whenever this situation occurs, it is always possible for the VEE inputs of the TDC1020 to be positive with respect to the VIN or $\mathrm{V}_{\text {RG }}$ inputs when power supplies are cycled ON and OFF.

To protect the TDC1020 from latch-up due to substrate bias, Fairchild recommends the use of a lN5818 Schottky diode connected between VEE and VIN and another between $V_{E E}$ and $V_{\text {RG }}$ with the anode of each diode connected to VEE. The diodes prevent $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {RT }}$ from going more than 0.4 V more negative than VEE. This protection circuit is shown in Figure 7.


Figure 7. Typical Interface Circuit

Notes:

## Notes:

## Mechanical Dimensions

## 64 Lead Bottombraze Ceramic DIP

| Symbol | Inches |  | Millimeters |  | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |
| A | .125 | .200 | 3.18 | 5.08 |  |
| B1 | .015 | .023 | .38 | .58 | 7 |
| B2 | .040 | .065 | 1.02 | 1.65 | 2 |
| C1 | .008 | .015 | .20 | .38 | 7 |
| D | 3.110 | 3.240 | 80.00 | 82.30 |  |
| E | .790 | .810 | 20.07 | 20.57 |  |
| e | .100 BSC |  | 2.54 BSC |  | 4,8 |
| eA | .900 BSC |  | 22.86 BSC |  | 6 |
| L | .125 | .175 | 3.18 | 4.45 |  |
| Q | .050 | .100 | 1.27 | 2.54 | 3 |
| S1 | .005 | - | .13 | - | 5 |
| S2 | .005 | - | .13 | - |  |

## Notes:

1. Index area: a notch or a pin one identification mark shall be located adjacent to pin one. The manufacturer's identification shall not be used as pin one identification mark.
2. The minimum limit for dimension "b2" may be $.023(.58 \mathrm{~mm})$ for leads number $1,32,33$, and 64 only.
3. Dimension " $Q$ " shall be measured from the seating plane to the base plane.
4. The basic pin spacing is $.100(2.54 \mathrm{~mm})$ between centerlines. Each pin centerline shall be located within $\pm .010(.25 \mathrm{~mm})$ of its exact longitudinal position relative to pins 1 and 64 .
5. Applies to all four corners (leads number $1,32,33$, and 64 ).
6. "eA" shall be measured at the centerline of the leads.
7. All leads - Increase maximum limit by $.003(.08 \mathrm{~mm})$ measured at the center of the flat when lead finish is applied.
8. Sixty-two spaces.


Mechanical Dimensions (continued)

## 68 Pin PGA

| Symbol | Inches |  | Millimeters |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |
| A | . 080 | . 125 | 2.03 | 3.18 |  |
| A1 | . 025 | . 060 | 0.64 | 1.52 |  |
| A2 | . 105 | . 180 | 2.67 | 4.57 |  |
| ${ }_{\circ}$ B | . 017 | . 020 | 0.43 | 0.51 |  |
| øB2 | . 050 NOM. |  | 1.27 NOM. |  |  |
| D | 1.140 | 1.180 | 28.96 | 29.97 |  |
| D1 | 1.000 BSC |  | 25.40 BSC |  |  |
| e | . 100 BSC |  | 2.54 BSC |  |  |
| L | . 120 | . 140 | 3.05 | 3.56 |  |
| M | 11 |  | 11 |  | 2 |
| N | 68 |  | 68 |  | 3 |
| P | . 003 | - | . 076 | - |  |

## Notes:

1. Pin \#1 identifier shall be within shaded area shown.
2. Dimension " M " defines matrix size.
3. Dimension " N " defines the maximum possible number of pins.
4. Controlling dimension: inch.


## Ordering Information

| Product <br> Number | Temperature Range | Screening | Package | Package <br> Marking |
| :--- | :--- | :---: | :---: | :---: |
| TDC1020J1C | STD-TA $=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Commercial | 64 Lead Bottombraze Ceramic DIP | 1020J1C |
| TDC1020J1V | EXT-TC $=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | Military | 64 Lead Bottombraze Ceramic DIP | 1020J1V |
| TDC1020G0C | STD-TA $=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Commercial | 68 Pin PGA | 1020G0C |
| TDC1020G0V | EXT-TC $=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | Military | 68 Pin PGA | 1020G0V |

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[^0]:    1. Measured values
