

TDC1020

High-Speed Monolithic A/D Converter 10-Bit, 20 Msps

Features

- 10-bit resolution
- 20 Msps conversion rate
- Overflow flag
- · Sample-and-hold circuit not required
- TTL digital interface
- Selectable output format

Applications


- · Medical imaging systems
- · Video data conversion
- · Radar data conversion
- · High-speed data acquisition
- · Process control

Description

The TDC1020 is a 20 Msps (Megasample per second) full-parallel (flash) analog-to-digital converter, capable of converting a video signal into a stream of 10-bit digital words.

All outputs of the device are TTL compatible, and will provide the conversion in unsigned magnitude, or two's complement format, and either inverted or noninverted. An output signal indicating overflow condition is also provided for added flexibility. All digital inputs to the device are TTL compatible.

Block Diagram



Functional Description

General Information

The TDC1020 is a flash analog-to-digital (A/D) converter in which each of the 1024 comparators has one input biased at one of the transition points of the transfer function and all of the other comparator inputs are connected to the analog input signal. The output of the comparator array is sometimes referred to as a "thermometer" code as all of comparators biased at voltages more positive than the input voltage will be off and the rest will be on. The thermometer code from the comparator array is encoded into an 11-bit code (10 data bits plus an overflow bit). The format of the code that is encoded is determined by the format controls NMINV and NLINV so that the data presented to the output latches is in binary, two's complement or inverted data format.

Power and Thermal Management

The TDC1020 operates from two supply voltages, +5.0V and -5.2V. The bulk of the current drawn by the positive supply is returned through the negative supply, however, the positive supply should be referenced to digital ground (DGND) and the negative supply to analog ground (AGND). All power and ground pins must be connected. The maximum power is drawn at the lower limit of the operating temperature range. When the device is being operated at elevated temperatures, the power dissipation drops, however, thermal management will then be a consideration. The TDC1020 is rated for operation in a 70°C ambient temperature in still air.

The power dissipation decreases with increasing temperature. Fairchild specifies the absolute maximum I_{EE} and I_{CC} specifications in the Electrical Characteristics Table. The worst case conditions are $V_{CC} = 5.25V$, $V_{EE} = -5.5V$ and the case temperature equal to 0°C. The case temperature of 0°C is, however, a transient condition since the device immediately warms up and decreases its power dissipation, upon power up. For typical steady state power dissipation as a function of ambient temperature, please see Figure 7.

It is possible to relax the temperature requirements of the device by providing adequate heat sinking.

Reference

The bias voltages for the comparator array are provided by use of a serial chain of 1024 equal-valued resistors across which the reference voltage is applied. Seven equally separated mid-point adjustment taps are provided to allow the user to optimize the integral linearity of the device. In addition, there are sense leads on the top and bottom of the resistor chain which allow the user to minimize the offset and gain errors of the device. It is recommended that the user drive RM2, RM4 and RM6 in order to obtain optimal device performance. One method for driving the references is

shown in Figure 7. The reference top and reference bottom sources must be able to source or sink the reference current and since noise on these leads will lead to inaccurate conversions, they should be bypassed with a capacitor to AGND. There are in addition 4 more reference taps, the use of which is not required to obtain 0.1 % integral linearity. It is recommended that these pins be left open (no connection).

Format Control

There are two inputs provided on the TDC1020 which control the output format of the device. When NMINV is connected to a logic LOW, the MSB is inverted. When NLINV is connected to a logic LOW D2 through D10 will be inverted. By using various combinations of these commands the user can select any of the following output data formats: binary, inverted binary, two's complement, inverted two's complement. The Output Coding Table shows the output formats generated for each of the control states.

Convert

The analog input to the TDC1020 is sampled at a time tSTO after the rising edge of the CONV signal. The output data from the 1024 comparators is encoded into the proper format and the final result is transferred to the output latches on the next rising edge. This timing is shown in the Timing Diagram (Figure 1). Note that there are minimum LOW and HIGH requirements of the CONV signal (tPWH, tPWL) which must be met for proper device operation. In addition, the performance is generally improved if the CONV signal is LOW for as long as possible. A circuit which provides an optimized waveshape CONV signal to the TDC1020 is shown on Figure 7.

Analog Input

The analog input to the TDC1020 has an equivalent circuit shown in Figure 2. It should be noted that the major component of the input impedance is capacitance, and the input range is 4Vp-p. A low-impedance driving circuit is recommended for the TDC1020 to obtain good dynamic performance. All analog inputs to the TDC1020 must be connected to insure proper operation of the A/D converter.

Outputs


The data and overflow outputs of the TDC1020 are TTL compatible, capable of driving four low power Schottky TTL (54/74 LS) unit loads. The outputs hold the previous data a minimum time tHO after the rising edge of the CONV signal. New data becomes valid after a maximum delay time. tp.

No Connects

There are several pins labelled No Connect (NC) which have no electrical connection to the chip. These pins should be connected to AGND for best noise performance.

Pin Assignments

68 Pin Grid Array



Pin	Name	Pin	Name	Pin	Name	Pin	Name
A2	NC	B9	R _{M7}	F10	D ₇	K4	V _{CC}
A3	A _{GND}	B10	NC	F11	D ₈	K5	V _{CC}
A4	R _{M2}	B11	R _{BS}	G1	D ₃	K6	V _{EE}
A5	R _{M3}	C1	R _{TS}	G2	D ₂	K7	V _{EE}
A6	NC	C2	R_{T}	G10	NC	K8	V _{CC}
A7	NC	C10	R_B	G11	D ₆	K9	NC
A8	R _{M5}	C11	V_{CC}	H1	NC	K10	D_GND
A9	R _{M6}	D1	NC	H2	NC	K11	NC
A10	A _{GND}	D2	NC	H10	D ₄	L2	D _{GND}
B1	Vcc	D10	D ₁₀ LSB	H11	D ₅	L3	VEE
B2	Rofs	D11	CONV	J1	NC	L4	NC
ВЗ	R _{M1}	E1	OVF	J2	NC	L5	VEE
B4	V _{IN}	E2	NMINV	J10	NC	L6	VEE
B5	V _{IN}	E10	NC	J11	NLINV	L7	Vcc
B6	R _{M4}	E11	D ₉	K1	NC	L8	VEE
B7	V _{IN}	F1	D ₁ MSB	K2	NC	L9	NC
B8	V _{IN}	F2	OVF	K3	D _{GND}	L10	D _{GND}

64 Pin Hermetic Ceramic DIP

OVF 1 [OVF 2 [D1 (MSB) 3 [D2 4 [D3 5 [NC 6 [NC 7 [NC 8 [NC 9 [DGND 10 [DGND 11 [VEE 12 [VCC 13 [VCC 13 [VEE 12 [VEE 15 [VEE 15 [VEE 15 [VEE 15 [VEE 16 [VEE 17 [VEE 17 [VEE 18 [VCC 19 [VEE 21 [V			_	=
D1 (MSB) 3	OVF	1[64	NC
D2 4	OVF	2	63	NMINV
D ₃ 5	D ₁ (MSB)	3[62	NC
NC 6	D ₂	4 🛚	61	NC
NC 7	D_3	5 🛚	60	R _{TS}
NC 8	NC	6[59	R_{T}
NC 9 DGND 10 DGND 11 DGND 11 DGND 11 DGND 11 DGND 11 DGND 12 DGND 22 DGND 23 DGND 23 NC 25 NC 26 NC 26 NC 27 NLINV 28 D4 29 D5 30 D6 31 D6 36 D6 36	NC	7[58	V_{CC}
DGND 10 [55 AGND DGND 11 [54 RM1 VEE 12 [53 RM2 VCC 13 [52 VIN VCC 14 [51 RM3 VEE 15 [49 RM4 VEE 17 [48 VIN VEE 18 [47 RM5 VCC 19 [46 VIN VCC 20 [44 RM7 DGND 22 [43 AGND DGND 23 [42 NC NC 24 [41 RBs NC 25 [39 RB NC 27 [38 NC NLINV 28 [37 NC D4 29 [36 CONV D5 30 [35 D10 (LSB) D6 31 [34 D9	NC	8[57	R _{OFS}
DGND 11 [VEE 12 [VCC 13 [VCC 14 [VEE 15 [VEE 15 [VEE 16 [VEE 17 [VEE 18 [VCC 19 [VEE 14 RM5 VCC 14 RM6 VEE 21 [VEE 21 [DGND 22 [DGND 23 [NC 24 [NC 25 [NC 26 [NC 27 [NLINV 28 [D4 29 [D5 30 [D6 31 [NC	9[56	NC
VEE 12 [VCC 13 [VCC 14 [VEE 15 [VEE 15 [VEE 16 [VEE 17 [VEE 18 [VCC 19 [VEE 10 [VEE 21 [VEE 21 [DGND 22 [DGND 23 [NC 24 [NC 24 [NC 25 [NC 27 [NLINV 28 [D4 29 [D5 30 [D6 31 [D_{GND}	10[55	A _{GND}
VCC 13	D_{GND}	11[54	R _{M1}
VCC 14 [<	V_{EE}	12	53	R_{M2}
VEE 15 [<	Vcc	13[52	V_{IN}
VEE 16 [49 R _{M4} VEE 17 [48 VIN VEE 18 [47 R _{M5} VCC 19 [46 VIN VEE 21 [44 R _{M7} DGND 22 [43 AGND DGND 23 [42 NC NC 24 [41 R _{BS} NC 25 [39 R _B NC 27 [38 NC NLINV 28 [37 NC D5 30 [35 D ₁₀ (LSB) D6 31 [34 D ₉	Vcc	14	51	R _{M3}
VEE 17 [48 VIN VEE 18 [47 RM5 VCC 19 [46 VIN VCC 20 [45 RM6 VEE 21 [44 RM7 DGND 22 [43 AGND DGND 23 [42 NC NC 24 [41 RBS NC 25 [39 RB NC 27 [38 NC NLINV 28 [37 NC D4 29 [36 CONV D5 30 [35 D10 (LSB) D6 31 [34 D9	V_{EE}	15 🛚	50	V_{IN}
VEE 18 [47 RM5 VCC 19 [46 VIN VCC 20 [45 RM6 VEE 21 [44 RM7 DGND 22 [43 AGND DGND 23 [42 NC NC 24 [41 RBS NC 25 [40 VCC NC 26 [39 RB NC 27 [38 NC NLINV 28 [37 NC D4 29 [36 CONV D5 30 [35 D10 (LSB) D6 31 [34 D9	V_{EE}	16	49	R_{M4}
VCC 19 [<	V_{EE}	17	48	V_{IN}
VCC 20 [45 R _{M6} VEE 21 [44 R _{M7} DGND 22 [43 A _{GND} DGND 23 [42 NC NC 24 [41 R _{BS} NC 25 [39 R _B NC 27 [38 NC NLINV 28 [37 NC D4 29 [36 CONV D5 30 [35 D ₁₀ (LSB) D6 31 [34 D ₉	V_{EE}	18[47	R _{M5}
VEE 21 [44 RM7 DGND 22 [43 AGND DGND 23 [42 NC NC 24 [41 RBs NC 25 [40 Vcc NC 26 [39 RB NC 27 [38 NC NLINV 28 [37 NC D4 29 [36 CONV D5 30 [35 D10 (LSB) D6 31 [34 D9	V_{CC}	19[46	V_{IN}
DGND 22 [43 AGND DGND 23 [42 NC NC 24 [41 RBS NC 25 [40 Vcc NC 26 [39 RB NC 27 [38 NC NLINV 28 [37 NC D4 29 [36 CONV D5 30 [35 D10 (LSB) D6 31 [34 D9	V_{CC}	20	45	R_{M6}
D _{GND} 23 [42 NC NC 24 [41 R _{BS} NC 25 [40 V _{CC} NC 26 [39 R _B NC 27 [38 NC NLINV 28 [37 NC D ₄ 29 [36 CONV D ₅ 30 [35 D ₁₀ (LSB) D ₆ 31 [34 D ₉	V_{EE}	21	44	R _{M7}
NC 24	D_{GND}	22	43	A _{GND}
NC 25 40 V _{CC} 39 R _B 38 NC 37 NC 36 CONV 35 D ₁₀ (LSB) 34 D ₉	D_{GND}	23 🛚	42	NC
NC 26 39 R _B 38 NC 37 NC 36 CONV 35 D ₁₀ (LSB) 34 D ₉	NC	24	41	R_{BS}
NC 27 38 NC 37 NC 36 CONV 35 D ₁₀ (LSB) 34 D ₉	NC	25 🛚	40	V_{CC}
NLINV 28	NC	26	39	R_B
D ₄ 29	NC	27	38	NC
D ₅ 30	NLINV	28 🛚	37	NC
D ₆ 31 34 D ₉	D_4	29 🛚	36	CONV
* · 91	D ₅	30 🛚	35	D ₁₀ (LSB)
D ₇ 32 [] 33 D ₈	D ₆	31 🛚	34	D ₉
	D ₇	32] 33	D ₈

65-1020-02

Pin Descriptions

Pin Name	Ceramic DIP	Pin Grid Array	Type/ Value	Pin Function Description
Power			•	
Vcc	13, 14, 19, 20, 40, 58	K4, K5, L7, K8, C11, B1	5.0V	Positive Supply Voltage
VEE	12, 15, 16,17, 18, 21	L3, L5, K6, L6, K7, L8	-5.2V	Negative Supply Voltage
DGND	10, 11, 22, 23	L2, K3, L10, K10	0.0V	Digital Ground
AGND	43, 55	A10, A3	0.0V	Analog Ground
Reference			!	
RT	59	C2	2.0V	Reference Resistor, Top
Rofs	57	B2	2.0V	Overflow Sense
RTS	60	C1	2.0V	Reference Resistor, Top Sense
R _{M1}	54	B3	1.5V ¹	Reference Resistor, 1/8 Tap
R _{M2}	53	A4	1.0V ¹	Reference Resistor, 2/8 Tap
R _M 3	51	A5	0.5V ¹	Reference Resistor, 3/8 Tap
RM4	49	B6	0.0V ¹	Reference Resistor, 4/8 Tap
R _{M5}	47	A8	-0.5V ¹	Reference Resistor, 5/8 Tap
R _{M6}	45	A9	-1.0V ¹	Reference Resistor, 6/8 Tap
R _M 7	44	B9	-1.5V ¹	Reference Resistor, 7/8 Tap
RB	39	C10	-2.0V	Reference Resistor, Bottom
RBS	41	B11	-2.0V	Reference Resistor, Bottom Sense
Format Cor	itrol			
NMINV	63	E2	TTL	Not MSB Invert
NLINV	28	J11	TTL	Not LSB Invert
Convert				
CONV	36	D 11	TTL	Convert
Analog Inpu	ut			
VIN	46, 48, 50, 52	B8, B7, B5, B4	+2 to -2V	Analog Signal Input
Outputs				
OVF	1	E1	TTL	Overflow
OVF	2	F2	TTL	Overflow Complement
D ₁ MSB	3	F1	TTL	Most Significant Bit
D ₂ -D ₉	4–5, 29–34	G2, G1, H10, H11, G11, F10, F11, E11	TTL	
D ₁₀ LSB	35	D10	TTL	Least Significant Bit
No Connec	ts			
NC	6, 7, 8, 9, 24, 25, 26, 27, 37, 38, 42, 56, 61, 62, 64	H2, H1, J2, J1, K1, K2, L4, K9, L9, K11, J10, G10, E10, B10, A7, A6, A2, 02, D1	Open	No Connection

Note:

1. Measured values

Output Coding Table

	Bin	ary	Offset Two's	Complement
	True	Inverted	True	Inverted
Input	NMINV = 1, NLINV = 1	NMINV = 0, NLINV = 0	NMINV = 0, NLINV = 1	NMINV = 1, NLINV = 0
	MSB- LSB IOV			
>2.000V	000000000(1)	111111111(1)	100000000(1)	0111111111(1)
>2.000V	000000000(0)	111111111(0)	100000000(0)	0111111111(0)
1.996V	000000001(0)	1111111110(0)	100000001(0)	0111111110(0)
•	•	•	•	•
•	•	•	•	•
•	•	•	•	•
0.004V	0111111111(0)	100000000(0)	111111111(0)	000000000(0)
0.000V	100000000(0)	011111111(0)	000000000(0)	111111111(0)
-0.004V	100000001(0)	0111111110(0)	000000001(0)	1111111110(0)
•	•	•	•	•
•	•	•	•	•
•	•	•	•	•
-1.996V	1111111110(0)	000000001(0)	0111111110(0)	100000001(0)
-2.000V	111111111(0)	000000000(0)	0111111111(0)	100000000(0)

Note:

Timing Diagrams




Figure 1. Timing Diagram

Equivalent Circuits




Figure 2. Simplified Analog Input Equivalent Circuits

65-1020-04

^{1.} Input voltages are at code centers.

Equivalent Circuits (continued)




Figure 3. Equivalent Input Circuits Convert, NMINV, and NLINV

Figure 4. Output Circuits

Absolute Maximum Ratings

(beyond which the device may be damaged)¹

Supply Volta	ages	Min.	Max.	Unit
VCC (measu	red to DGND)	-0.5	+6.0	V
VEE (measu	red to AGND)	+5.0	-6.0	V
AGND (meas	sured to DGND)	-1.0	+1.0	V
Input Voltag	es	•		
CONV, NMII	NV, NLINV (measured to DGND)	-0.5	+5.5	V
VIN (measur	ed to AGND)	Vcc	VEE	V
Any reference	ce (measured to AGND)	Vcc	VEE	V
VRT (measu	red to VRB)	-1.0	+4.4	V
Output				
Applied volta	age measured to DGND ²	-0.5	+5.5	V
Applied curr	ent, externally forced ^{3,4}	-1.0	+6.0	mA
Short-circuit	duration (single output in HIGH state to ground)		1	S
Sense lead	current	-1.0	1.0	mA
Temperatur	e			
Operating	Ambient	-55	+90	°C
	Junction		+175	°C
Lead, solder	ing (10 seconds)		+300	°C
Storage		-65	+150	°C

- 1. Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
- 2. Applied voltage must be current limited to specified range.
- 3. Forcing voltage must be limited to specified range.
- 4. Current is specified as conventional current flowing Into the device.

Operating Conditions

				Temperature Range				
		Commercial			E	Extende	d	
Parameter	Parameter		Nom.	Max.	Min.	Nom.	Max.	Units
Vcc	Positive Supply Voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
VEE	Negative Power Supply Voltage	-4.9	-5.2	-5.5	-4.9	-5.2	-5.5	V
VAGND	Analog Ground Voltage (measured to DGND)	-0.1	0.0	0.1	-0.1	0.0	0.1	V
tPWL	CONV Pulse Width, LOW	22			22			ns
tpwH	CONV Pulse Width, HIGH	18			20			ns
VIL	Input Voltage, Logic LOW			0.8			0.8	V
VIH	Input Voltage, Logic HIGH	2.0			2.0			V
loL	Output Current, Logic LOW			4.0			4.0	mA
Іон	Output Current, Logic HIGH			-400			-400	μΑ
VRM2	Reference Tap, 1/4-Scale	0.8	1.0	1.2	0.8	1.0	1.2	V
VRM4	Reference Tap, 1/2-Scale	-0.2	0.0	0.2	-0.2	0.0	0.2	V
VRM6	Reference Tap, 3/4-Scale	-0.8	-1.0	-1.2	-0.8	-1.0	-1.2	V
VRT	Most Positive Reference Voltage	1.8	2.0	2.2	1.8	2.0	2.2	V
VRB	Most Negative Reference Voltage	-1.8	-2.0	-2.2	-1.8	-2.0	-2.2	V
VRT-VRB	Reference Voltage Differential	3.6	4.0	4.4	3.6	4.0	4.4	V
VIN	Input Voltage Range	VRB	±2.0	VRT	VRB	±2.0	VRT	V
TA	Ambient Temperature, C-Grade	0		70				°C
TC	Case Temperature, V-Grade				-55		125	°C

DC Electrical Characteristics

			Temperature Range				
			Commercial		Exte	nded	1
Param	neter	Test Conditions	Min.	Max.	Min.	Max.	Units
Icc	Total Positive Supply Current	VCC = VEE = Max		850		850	mA
IEE	Total Negative Supply Current	VEE = Max		-500		-500	mA
IREF	Reference Current	VRT, VRB = Nom		50		50	mA
RREF	Reference Chain Resistance	V _{RT} , V _{RB} = Nom	80		80		Ohms
RIN	Analog Input Resistance	VRT, VRB = Nom, VIN = VRB	3000		2000		Ohms
CIN	Analog Input Capacitance	V _{RT} , V _{RB} = Nom, V _{IN} = V _{RB}		300		300	pF
ICB	Input Constant Bias	VEE = Max		2		3	mA
IIL	Input Current, Logic LOW	VCC = Max, V _I = 0.5V		50		50	μΑ
lін	Input Current, Logic HIGH	VCC = Max, VI = 2.4V		100		100	μΑ
IJ	Input Current, Maximum	Vcc = Max, V _I = 5.25V		100		100	μΑ
Vol	Output Voltage, Logic LOW	Vcc = Min, IoL = Max		0.5		0.5	V
Vон	Output Voltage, Logic HIGH	VCC = Min, IOL = Max	2.4		2.4		V
los	Short-Circuit Output Current	VCC = Max, output HIGH, one pin to ground, one second duration max.		-35		-35	mA
Cı	Digital Input Capacitance	T _A = 25°C, f = 1 MHz		15		15	pF

AC Electrical Characteristics

			Tempers				
			Comn	nercial	Extended		
Para	ımeter	Test Conditions	Min	Max	Min	Max	Units
Fs	Maximum Conversion Rate	VEE = Min, VCC = Min	20		20		Msps
tsT O	To Sampling Time Offset	VEE = Max, VCC = Max	3	17	3	17	ns
tD	Output Delay	VEE = Max, VCC = Max		37		43	ns
tHO	Output Hold Time	VEE = Max, VCC = Max	5		5		ns

Performance Characteristics

				Temperature Range				
				Commercial Extended				
Parame	ter	Test Conditions	Тур.	Min.	Max.	Min.	Max.	Units
ELI	Linearity Error, Integral	Reference Taps Open	±0.1		±0.2		±0.2	%
ELI	Linearity Error, Integral	Reference Taps Adjusted	±0.05		±0.1		±0.1	%
ELD	Linearity Error, Differential	Reference Taps Open	±0.05		±0.1		±0.1	%
CS	Code Size			5	225	5	225	% Nominal
Еот	Offset Error, Top				25		30	mV
Еов	Offset Error, Bottom				-30		-35	mV
Tco	Offset Error Tempco				±10		±20	μΑ/°C
tTR	Transient Response	Full-Scale Input Step, Settling to ±32 LSBs	20		30		30	ns
BW	Full-Power Bandwidth	Full-Scale Input	10	5				MHz
SNR ¹	Signal-to-Noise Ratio	FIN = 1.0 MHz	60	58		58		dB
		FIN = 2.0 MHz	59	56		56		dB
		FIN = 5.0 MHz	56	52		52		dB
		FIN = 8.0 MHz	54	47				dB
		F _{IN} = 10.0 MHz	52	43				dB
SINAD ¹	Signal-to-Noise and	FIN = 1.0 MHz	59	55		52		dB
	Distortion	F _{IN} = 2.0 MHz	58	52		52		dB
		FIN = 5.0 MHz	54	48		45		dB
		FIN = 8.0 MHz	48	41				dB
		FIN = 10.0 MHz	43	39				dB
THD ¹	Total Harmonic	FIN = 1 .0 MHz	-66	-58		-53		dBc
	Distortion	FIN = 2.0 MHz	-64	-56		-53		dBc
		FIN = 5.0 MHz	-58	-52		-46		dBc
		FIN = 8.0 MHz	-50	-43				dBc
		FIN= 10.0 MHz	-44	-41				dBc

Performance Characteristics (continued)

				Temperature Range Commercial Extended				
Parame	eter	Test Conditions	Тур.	Min.	Max.	Min.	Max.	Units
SFDR ¹	Spurious-Free	FIN = 1.0 MHz	70	53		53		dB
	Dynamic Range	FIN = 2.0 MHz	68	54		54		dB
		FIN = 5.0 MHz	63	48		48		dB
		FIN = 8.0 MHz	55	40				dB
		F _{IN} = 10.0 MHz	48	35				dB
EAP	Aperture Error				50		50	ps
DP	Differential Phase	F _S = 4 x NTSC Subcarrier, Reference Taps Adjusted	0.3		0.5			Degree
DG	Differential Gain	F _S = 4 x NTSC Subcarrier, Reference Taps Adjusted	0.8		1.0			%

Note:

Typical Performance Curves




Figure 5. Typical SNR vs. Input Frequency

Figure 6. Typical Supply Current vs. Temperature

^{1.} FS = 20Msps Reference Taps Adjusted, VCC = VEE = Nom, TA = 25°C

Applications Discussion

Calibration

Calibration of the TDC1020 consists of adjusting the reference taps so that the converters integral linearity, gain and offset errors are minimized. To minimize the offset errors the sense leads must be used properly. The sense leads are not designed to carry very much current (<1mA) and should therefore be used in a feedback loop to a high-impedance input such as that shown in Figure 7. When a circuit similar to that in Figure 7 is used for generating the reference voltages, calibration can be achieved with the following procedure:

- 1. Apply an input to the input amplifier which is 1/2 LSB less than full-scale (A/D input = 1.998V) and adjust the gain so that the output of the A/D is toggling between full-scale and one LSB below full-scale (11111111111 and 1111111110 for binary conversions).
- Apply an input to the input amplifier which is 1/2 LSB greater than zero-scale (A/D input = 1.998V) and adjust V_{RB} via the V_{RG} pot so that the output of the A/D is toggling between 0 and 1 (0000000000 and 0000000001 for binary conversions).

The A/D converter will now be calibrated to provide accurate conversions throughout its input range. To optimize the integral linearity of the device set up the "Subtractive Ramp Test" described in the TRW Applications Note TP-30, *Understanding Flash A/D Converter Terminology*, then adjust the mid-point taps to minimize the bow in the error curve.

Typical Interface

A Typical Interface Circuit is shown of the TDC1020 in Figure 7. The analog input amplifier, a THC4231, is used to directly drive the A/D converter. This amplifier is set up to have a gain of four and will provide the recommended +2 to -2V input signal to the TDC1020 when it has a 1Vp-p input signal. All four analog input pins are connected in parallel to decrease the parasitic inductance. An LM313 is used to provide a stable reference voltage which is buffered by a dual op-amp, generating VRT and VRB. Both op-amps have their outputs buffered by an emitter follower to decrease the output impedance seen by the reference resistor chain. To minimize noise coupling into the reference resistor chain, bypass capacitors have been added, bypassing the reference taps to ground.

Since capacitive coupling from the digital signals to the analog input will adversely affect the converter performance, careful attention to board layout is recommended.

As is true with most bipolar integrated circuits, the substrate of the TDC1020 (VEE); must be the most negative potential applied. This rule applies for all conditions of temperature, signal level and power supply sequencing. In many systems, the voltage reference generators and input driving amplifier are powered from voltages greater than the +5 and -5.2V of the TDC1020. Whenever this situation occurs, it is always possible for the VEE inputs of the TDC1020 to be positive with respect to the VIN or VRG inputs when power supplies are cycled ON and OFF.

To protect the TDC1020 from latch-up due to substrate bias, Fairchild recommends the use of a IN5818 Schottky diode connected between VEE and VIN and another between VEE and VRG with the anode of each diode connected to VEE. The diodes prevent VIN and VRT from going more than 0.4V more negative than VEE. This protection circuit is shown in Figure 7.





Figure 7. Typical Interface Circuit

Mechanical Dimensions

64 Lead Bottombraze Ceramic DIP

Symbol	Inc	hes	Millin	neters	Notes
Symbol	Min.	Max.	Min.	Max.	Notes
Α	.125	.200	3.18	5.08	
B1	.015	.023	.38	.58	7
B2	.040	.065	1.02	1.65	2
C1	.008	.015	.20	.38	7
D	3.110	3.240	80.00	82.30	
Е	.790	.810	20.07	20.57	
е	.100	BSC	2.54	BSC	4, 8
eA	.900	BSC	22.86	BSC	6
L	.125	.175	3.18	4.45	
Q	.050	.100	1.27	2.54	3
S1	.005	_	.13	_	5
S2	.005	_	.13	_	


- Index area: a notch or a pin one identification mark shall be located adjacent to pin one. The manufacturer's identification shall not be used as pin one identification mark.
- 2. The minimum limit for dimension "b2" may be .023(.58mm) for leads number 1, 32, 33, and 64 only.
- 3. Dimension "Q" shall be measured from the seating plane to the base plane.
- The basic pin spacing is .100 (2.54mm) between centerlines. Each pin centerline shall be located within ±.010 (.25mm) of its exact longitudinal position relative to pins 1 and 64.
- 5. Applies to all four corners (leads number 1, 32, 33, and 64).
- 6. "eA" shall be measured at the centerline of the leads.
- All leads Increase maximum limit by .003(.08mm) measured at the center of the flat when lead finish is applied.
- 8. Sixty-two spaces.




Mechanical Dimensions (continued)

68 Pin PGA

Cumbal	Inc	hes	Millin	neters	Notes		
Symbol	Min.	Max.	Min.	Max.	Notes		
Α	.080	.125	2.03	3.18			
A1	.025	.060	0.64	1.52			
A2	.105	.180	2.67	4.57			
øΒ	.017	.020	0.43	0.51			
øB2	.050	NOM.	1.27				
D	1.140	1.180	28.96	29.97			
D1	1.000	BSC	25.40	BSC			
е	.100	BSC	2.54	BSC			
L	.120	.140	3.05	3.56			
М	11		11		2		
N	6	8	6	8	3		
Р	.003	_	.076	_			





- 1. Pin #1 identifier shall be within shaded area shown.
- 2. Dimension "M" defines matrix size.
- 3. Dimension "N" defines the maximum possible number of pins.
- 4. Controlling dimension: inch.

Ordering Information

Product Number	Temperature Range	Screening	Package	Package Marking
TDC1020J1C	STD-T _A = 0°C to 70°C	Commercial	64 Lead Bottombraze Ceramic DIP	1020J1C
TDC1020J1V	EXT-T _C = -55°C to 125°C	Military	64 Lead Bottombraze Ceramic DIP	1020J1V
TDC1020G0C	STD-TA = 0°C to 70°C	Commercial	68 Pin PGA	1020G0C
TDC1020G0V	EXT-T _C = -55 $^{\circ}$ C to 125 $^{\circ}$ C	Military	68 Pin PGA	1020G0V

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com